




;

••







```
M1 = PMOS; GATE WIDTH = W_1; GATE LENGTH = L_1 \\ M2 = PMOS; GATE WIDTH = W_2; GATE LENGTH = L_2 \\ M3 = NMOS; GATE WIDTH = W_3; GATE LENGTH = L_3 \\ M4 = NMOS; GATE WIDTH = W_4; GATE LENGTH = L_4 \\ M5 = PMOS; GATE WIDTH = W_5; GATE LENGTH = L_5 \\ M6 = NMOS; GATE WIDTH = W_6; GATE LENGTH = L_6 \\ M7 = PMOS; GATE WIDTH = W_7; GATE LENGTH = L_7 \\ M8 = PMOS; GATE WIDTH = W_8; GATE LENGTH = L_8 \\ I_{BIAS} = I AMPS \\ R_c = R OHMS \\ C_c = C CARADS 
\begin{cases} 1 = V_{DD}; M8_{SOURCE}; M5_{SOURCE}; M7_{SOURCE} \\ 2 = M1_{GATE} \\ 3 = M2_{GATE} \\ 4 = C_c2; M6_{DRAIN}; M7_{DRAIN} \\ 5 = M5_{GATE}; M7_{GATE}; M8_{GATE}; I_{BUS} 1 \\ 6 = M1_{SOURCE}; M2_{SOURCE}; M5_{DRAIN} \\ 7 = M1_{DRAIN}; M3_{DRAIN}; M3_{GATE}; M4_{GATE} \\ 8 = M2_{DRAIN}; R_{C1}; M4_{DRAW}; M6_{GATE} \\ 9 = R_c 2; C_c 2 \\ 10 = V_{SS}; I_{BUS} 2; M3_{SOURCE}; M4_{SOURCE}; M6_{SOURCE}
```

300




FIG. 3B

• SILICON SURFACE AREA CONSUMPTION = A CM 2 • POWER CONSUMPTION = B mW
• OPEN LOOP GAIN = C dB
• UNITY GAIN BANDWIDTH = D MH $_Z$ • SLEW RATE = E V/nsec

•

<u>400</u>






FIG. 4B



<u>500</u>




<u>550</u>

(CP.IP)² 625c PLL.DELTA_T_STD_DEV_SQUARED = PFP.VARIANCE_TERROR + CP.IP_VARIANCE (PF_TRESET) 2 + CP.VARIANCE_QSTAT DIV.M = PLL.INPUT_REF_SIGNAL_FREQ PLL.OUPUT_FREQ (CP.IP) × 625b **√**625a PLL.OUTPUT_FREQ = VCO.OUPUT_FREQ ← 627 PLL.SPE PLL.SPE_USER_SPEC ← 626 ERROR OUTPUT,

PLL SYSTEM LEVEL EQUATIONS 600A

FIG. 6A

FIG. 6A (CONT.)



605B

PFD <u>601B</u>

PFD.PWR
PFD.AREA
PFD.DELTA_TERROR
PFD.VARIANCE_TERROR
PFD.TRESET
PFD.GAIN

LF <u>603B</u>

LF.AREA LF.C1 LF.C2 LF.R DIV

DIV.PWR DIV.AREA DIV.M

CP <u>602B</u>

CP.PWR
CP.AREA
CP.IP
CP.DELTA_IP
CP.IP_VARIANCE
CP.DELTA_QSTAT
CP.VARIANCE_QSTAT

VCO

604B


VCO.PWR VCO.AREA VCO.OUPUT_FREQ VCO.GAIN VCO.KAPPA VCO.VDD_DC VCO.TAU3

USER DEFINED SPECS

<u>606B</u>

PLL.SPE_USER_SPEC
PLL.OUTPUT_FREQ_MAX_USER_SPEC
PLL.OUTPUT_FREQ_MIN_USER_SPEC
PLL.CROSS_OVER_FREQ_USER_SPEC
PLL.PHASE_MARGIN_USER_SPEC
PLL.PEAK_JITTER_USER_SPEC
PLL.VDD_DC_USER_SPEC
(PLL.INPUT_REF_SIGNAL_FREQ, DIV.M)

PLL SYSTEM LEVEL VARIABLES



.

FIG. 6C

PFD

CP

LF

VCO

DIV

1 = PFD.VDD; CP.VDD; VCO.VDD; DIV.VDD

2 = PFD.GND; CP.GND; LF.GND; VCO.GND; DIV.GND

 $3 = PFD.IN_1$

4 = PFD.OUT_UP; CP.IN_UP

5 = PFD.OUT_DOWN; CP.IN_DOWN

6 = CP.OUT; LF.IN

7 = LF.OUT; VCO.IN

8 = VCO.OUT; DIV.IN

9 = DIV.OUT; PFD.IN_2




FIG. 6E

PHASE DETECTOR PFD.PWR = CONST_1 **EXPRESSIONS** . PFD.AREA = CONST_2 701a PFD.DELTA_TERROR = CONST_3 PFD.VARIANCE_TERROR = CONST_4 PFD.TRESET = CONST_5 PFD.GAIN = CONST_6 **LOOP FILTER** LF.AREA = B [LF.C1 + LF.C2] + YR**EXPRESSIONS** LF.C1 703a LF.C2 LF.R FEEDBACK DIVIDER **EXPRESSIONS** DIV.PWR = CONST_7 705a DIV.AREA = CONST_8 DIV.M = CONST_9

FIG. 7A




FIG. 7B




FIG. 7B (Cont.)




FIG. 7B (Cont.)

CP.PWR = [4M9.ID + MS.ID]
$${}^{4}\text{DD} \leftarrow 820$$

CP.IP = MS.ID $\longrightarrow 821$

CP.DELTA_IP = $\begin{bmatrix} M5.gd \ (M6.gd) \\ M6.gm \end{bmatrix} + \frac{M7.gd \ (M8.gd)}{M8.gm} \end{bmatrix} \frac{V_{DD}}{2} \leftarrow 822$

CP.IP_VARIANCE = $(MS.ID)^2 \left(\frac{Z}{((M5.W)(M5.L)(M5.M))^{0.5}} \right)^2 + \left(\frac{DELTA.VT}{((M5.W)(M5.L)(M5.N))^{0.5}} \right)^2 + \left(\frac{1}{((M5.W)(M7.L)(M7.M))^{0.5}} \right)^2 + \left(\frac{1}{((M7.W)(M7.L)(M7.L)(M7.L)(M7.L))^{0.5}} \right)^2 + \left(\frac{1}{(M7.W)(M7.L)(M7.L)(M7.L)^{0.5}} \right)^2 + \left(\frac{1}{(M7.W)(M7.L)(M7.L)^{0.5}} \right)^2 + \left(\frac{1}{(M7.W)(M7.L)(M7.L)(M7.L)^{0.5}} \right)^2 + \left(\frac{1}{(M7.W)(M7.L)(M7.L)^{0.5}} \right)^2 + \left(\frac{1}{(M$

826 W5L5 + W5aL5a + W5cL5c + W6L6 + W6aL6a + W6bLb6 + W6cL6c + W7L7 + W7aL7a + W7bL7b + W8L8 + W8aL8a + W8bL8b + W8cL8c + W1L1 + W2L2 + W3L3 + W4L4 + W9L9 + W10L10 + OPAMP.AREA + Iref.AREA CP.AREA = B

OPAMP.VARIANCE_VIN

(M8.Cdb + M8.Cgd +) 2M3.Cgs + 2M3.Cgd

M6.Cdb + M6.Cgd + 2M1.Cgs + 2M1.Cgd /

CP.VARIANCE_QSTAT =

CURRENI

M5.ID = M1.ID M5.ID = M6.ID M5.ID = M7.ID M7.ID = M8.ID

VOLTAGE

M8.VT > VCO.M1.V60V + VCO.M1.VT
$${}^{+}R_{C}$$
.V60V + ${}^{+}M_{C}$.VT + ${}^{+}V_{DD}$ + K

$$M6.VT > M6b.V_{60V} - V60V_MIN + 1$$

827

M9.ID = M7a.ID

 $M9.ID = M8a.ID_i$

M9.1D = M10.1D

829

M9.V60V = M5.V60V

M9.L = M5.L

M9.ID = M8c.ID M9.ID = M6b.ID

M8A.VGS > M8C.V60V + K

828

M8a.V60V = M8.V60V

M8a.L = M8.L

M7a.V60V = M7.V60V

M7a.L = M7.L

M10.V60V = M6.V60V

M10.L = M6.L

FIG. 8B

802b




FIG. 8C

FIG. 9A

CURRENT

VOLTAGE

929 — M22.V60V < V DD

(Mn.ID)
$$^{0.25}$$
 (Mn.ID) $^{0.25}$ (Mn.ID) $^{0.25}$

(Mn.W) $^{0.25}$

927 $\left\{\begin{array}{ll} M22.V60\bar{V} = Mx.V60V \\ M22.L = Mx.L \\ M22.L = Mx.L \\ \end{array}\right.$

(Mn.L) $^{0.25}$ (Nn.ID) $^{0.25}$ -k (Mn.W) $^{0.25}$

Mn.L = Mp.L Mp.W =(ratio) Mn.W

928

FIG. 9B




FIG. 9C




FIG. 10




FIG. 11

SYSTEM LEVEL: PLL.PWR = PFD.PWR + CP .PWR + VCO.PWR + DIV.PWR

AFTER SUBSTITUTION OF LOWER LEVEL INFORMATION FOR

CP.PWR & VCO.POWER:

PLL.PWR = PFD.PWR + [4M9.ID + M5.ID] V_{DD} + M21.ID + N(Mx.ID) V_{DD} + OPAMP.PWR

FIG. 12

PFD

CP

VCO

DIV

R

C1

C2

1 = PFD.VDD; CP.VDD; VCO.VDD; DIV.VDD

2 = PFD.GND; CP.GND; C1.2; C2.2; VCO.GND; DIV.GND

 $3 = PFD.IN_1$

4 = PFD.OUT_UP; CP.IN_UP

5 = PFD.OUT_DOWN; CP.IN_DOWN

6 = CP.OUT; C2.1; R.1; VCO.IN

7 = R.2; C1.1

8 = VCO.OUT; DIV.IN

9 = DIV.OUT; PFD.IN_2

FIG. 13




FIG. 14




FIG. 15